class-C operation, which would increase the maximum achievable oscillation amplitude. At the same time, lowering the gate bias voltage makes the start-up of a class-C oscillator difficult. As a result, the conventional class-C VCO with a fixed gate bias voltage cannot break this trade-off, especially including process, voltage, and temperature (PVT) variations in CMOS technology.
Much effort has gone into producing a class-C VCO with reliable start-up for variations in PVT and other environmental variables. Authors in [6] , [7] has proposed two composite oscillators consisting of a class-C oscillator core with a very low gate bias voltage and an auxiliary cross-coupled pair that operates close to class-B to ensure robust start-up of the class-C pair. However, both oscillators are optimized for a low supply voltage rather than for nominal supply voltages of conventional commercial processes (e.g., 1.2 V). A high-swing low-voltage class-C VCO with a supplementary bias control circuit has been reported [8] . This topology can also be applied to higher supply voltages by optimizing the transistors sizes. However, the bias control circuit in this design will always mirror the core current with a specific ratio (1/5 in [8] ), adding a considerable overhead to the total power consumption. Another robust-start-up class-C VCO has been proposed that can operate under the nominal supply voltage [9] . This architecture consists of an amplitude detector followed by a comparator, which selects between the start-up voltage required for start-up and the operating voltage for optimal performance during normal operation. However, the hard switch between the two different voltages can potentially cause oscillations to stop. If a low-pass filter is inserted to smooth the variations in the bias voltage of the cross-coupled pair, the settling time of the oscillator will increase. Very recently, an impressive hybrid class-B/class-C VCO for cellular TX has been reported [10] . However, since it employs a static approach, it does not represent the ideal solution for achieving both robust start-up and a low phase noise.
Unlike the VCO with an amplitude control loop to set the constant amplitude [11] , the present study proposes a class-C VCO using an amplitude feedback loop [12] to adaptively adjust the gate bias voltage to the different values required for robust start-up and improvement of phase noise performance. The remainder of this paper is organized as follows. In Section II, the detailed properties of the proposed feedback class-C VCO are discussed. The following section describes the measurement results of the proposed feedback class-C VCO. Finally, the conclusions are summarized in Section IV.
II. PROPOSED FEEDBACK CLASS-C VCO

A. Conceptual Architecture
The main purpose of this study is to design a class-C VCO with a robust start-up against PVT variations while maintaining optimal performance. To ensure proper start-up of a VCO, the small-signal transconductance is usually several times higher than [13] . As mentioned above, the gate bias voltage for optimal noise performance differs from that required for robust start-up. A possible solution to ensure robust start-up while maintaining optimal phase noise performance is to design a class-C VCO with an amplitude feedback loop that adaptively adjusts the gate bias voltage to the different values required for start-up and optimal phase noise performance. Fig. 2 presents a conceptual diagram of the proposed feedback class-C VCO, which is derived from a conventional class-C VCO. The oscillation magnitude is monitored by an amplitude detector whose output is shifted by to ensure proper operation of the cross-coupled transistor pairs. The signal is then filtered by an RC low-pass network before controlling the operation mode of the switching pair. The low-pass filter serves to ensure stability and to filter out unwanted noise from the offset voltage.
In the initial state, a high bias voltage is applied to the gate of the cross-coupled pairs, which causes the tail transistor to operate in the saturation region with a sufficiently high current, enabling robust start-up. When the VCO starts to oscillate, a low bias voltage is applied to the gate of the cross-coupled pairs, which allows deep-biased class-C operation of the class-C VCO. The operation principle of this proposed feedback class-C VCO is discussed in detailed later.
B. Circuit Implementation
The circuit implementation of the proposed class-C VCO with an amplitude feedback loop is shown in Fig. 3 . The amplitude feedback loop has three main stages. The first stage is an amplitude monitor, whose output voltage is stored in C1. The second stage is a voltage follower formed by an operational amplifier (OA1). The purpose of OA1 is to provide the necessary isolation between the offset voltage and the RC charging circuit in the first stage. The final stage is a In the initial stage, the VCO does not oscillate. Thus, the gate and drain voltages of M1 and M2 in the amplitude monitor are initially , as shown in Fig. 4 (a). Since M1 and M2 are both turned on, the output voltage of the amplitude monitor starts to increase. also starts to increase, which increases the transconductance of the cross-coupled pairs. Once the start-up condition is satisfied, the VCO starts to oscillate.
The operation mode of the amplitude monitor changes as oscillations build up. When the difference between and exceeds the threshold of the NMOS transistors, M1 and M2 are periodically turned on and off. To intuitively investigate the operation properties of the amplitude monitor in steady state, a complete operation cycle is divided into three non-overlapping, consecutive phases, as depicted in Fig. 4(b) . In phase I or II, one NMOS is turned on by a transient positive waveform and the other NMOS is turned off by a transient negative waveform. Thus, the negative waveform charges C1 in phases I and II. In phase III, both M1 and M2 are turned on so that both and charge C1. The output voltage increases little during phase III since phase III is quite short compared with phases I and II. Thus, as illustrated in Fig. 5 , the amplitude monitor functions as a rectifier that detects the negative cycle of the voltage output. It should be noted that an improperly designed amplitude detector will adversely affect the operation of the amplitude feedback loop, generating undesirable instabilities in the oscillation amplitude. This problem is discussed in later sections.
To sum up, as the VCO starts to oscillate, the amplitude detector in the feedback loop detects the negative envelope of the VCO and the output then becomes slightly higher than the negative envelope of the VCO. Consequently, also decreases with the commencement of oscillation. Here, with a properly selected , the proposed VCO can stably operate in the deep-biased class-C condition.
2) Operational Amplifier: The specifications of the op-amps employed in the feedback loop (stages 2 and 3) are relaxed. Theoretically, the op-amps can have a narrow bandwidth since the inputs are nearly DC signals when the loop is settled. However, a very narrow bandwidth would generate instability in the oscillation amplitude. To prevent this undesirable instability, the op-amps employed in this design are required to have a bandwidth of several tens of MHz. In addition, the power consumption and the layout area are also important in this design. The simulated power consumption is less than 60 W and the layout area is m m.
C. Improved Start-Up Condition
In any oscillator, the most fundamental design considerations include satisfying the start-up condition for PVT variations and realizing the desired tuning range [14] . For a conventional LC-VCO, the small-signal transconductance is chosen to be a safe value that ensures start-up with a reasonable margin for worst-case conditions. For the present class-C VCO, robust start-up is achieved by the proposed adaptive amplitude feedback scheme, which maximizes at start-up to ensure start-up and adaptively reduces at steady state for deep-biased class-C operation with optimal performance [12] .
Detailed analysis and simulations were performed to demonstrate the feasibility of the proposed feedback class-C VCO with robust start-up. If PVT variations are considered, the small signal at start-up will also become a function of process corners, supply voltage, and temperature. We performed several simulations to investigate this. The tail bias current generator adopted in this oscillator is a NMOS transistor with dimensions of 300 and 0.5 m; it provides a current of 5 mA in the saturation region. As illustrated in Fig. 6 , the small signal at start-up is 90% lower at the SS process corner than at the FF process corner when . Fig. 7 shows the variation in the small signal of the cross-coupled transistors with temperature at different gate bias voltages. For the case shown in Fig. 7 , the small signal at start-up decreases by 33% at 
100
compared to that at when the gate bias voltage is 0.85 V. Fortunately, as illustrated in Fig. 8 , the small-signal at start-up is insensitive to power supply variations (1 to 1.4 V) at different gate bias voltages. However, the conventional class-C VCO still suffers from start-up problems for process and temperature variations. To ensure start-up over these variations, the conventional class-C VCO has to be operated at an over-designed gate bias voltage, which will reduce the oscillation amplitude and reduce the phase noise characteristics of the class-C VCO. To overcome this problem, we propose a class-C VCO with an amplitude feedback scheme that adaptively changes the gate bias voltage to the values required for robust start-up and optimal performance.
A transient simulation was performed to confirm the effectiveness of the proposed method. Initially, the gate and drain voltages of M1 and M2 in the amplitude detector are biased at , as shown in Fig. 4 (a). The output voltage and the output start to increase, which enhances the small signal of the cross-coupled transistors. The VCO starts to oscillate as soon as the start-up condition is satisfied. Theoretically, the initial generated by the feedback loop is sufficient high to ensure that the tail transistor operates in the saturation region so that it generates its nominal current and thus maximizes the differential pair transconductance. Hence, the feedback class-C VCO starts to oscillate as a conventional differential LC-VCO with robust start-up. With the increasing of the oscillation swing, both the output voltage and gate bias voltage decrease, biasing the switching pairs deeper and deeper in class-C operation ( , where is the drain voltage of the tail transistor). The bias current is also decreased by , which reduces the oscillation amplitude. Then the feedback compensates this effect increasing and bias current again. At the end of the transient, the feedback loop ensures a minimum voltage at the gates of the switching pairs, which indirectly allows the tail current source to deliver the required current.
To explain how the feedback loop determines the steady-state oscillation amplitude, more detailed analysis is introduced as follows. Starting with the analysis of the open-loop operation, it is obviously that the drain voltage of the tail transistor is pushed by the decreased gate bias voltage . In a first-order approximation, is assumed to be linearly proportional to . To make it consistent with the latter graphs and for the ease of understanding, the graph of versus is drawn as in Fig. 10(a) . On the other hand, with the increasing of , both the bias current carried by the tail transistor and the oscillation amplitude , where is the gate bias voltage of tail transistor and is the gain factor) become larger. Then the feedback voltage generated by the amplitude feedback loop becomes lower as illustrated in Fig. 10(b) . Thus the error signal of this loop is the voltage difference between and . The feedback class-C VCO operates in the closed loop, maintaining the error voltage at zero (Fig. 10(c) ) when the loop is settled. The steady-state oscillation amplitude is determined by the tail bias current. In order to obtain the maximized steady-state amplitude, it is desired to properly select and tail transistor dimension so that the tail current source can deliver sufficient current. 
D. Enhanced Oscillation Swing
The following equation has to be satisfied to maintain class-C operation [5] . (2) where is the supply voltage, is the bias of the crosscoupled transistors, is the threshold voltage, and is the oscillation amplitude. Fig. 11 shows the voltage waveforms at the gate and drain nodes of the cross-coupled transistors.
From (2), the limiting value of the oscillation amplitude can be obtained as: (3) This indicates that a low is required to obtain a large oscillation swing in the steady state. This is a rather pessimistic estimation for the oscillation amplitude of the present class-C VCO since a large gate bias voltage is required to ensure robust start-up for PVT variations. Fortunately, the proposed feedback class-C VCO overcomes the robust start-up problem by employing the amplitude feedback scheme. For the class-C VCO, once stable oscillations have built up, the voltage across the tail capacitor rapidly increases due to the rectifying action of the tail capacitor itself. This implies that the oscillator exhibits hysteresis in the values of the saturation voltage that cause oscillations to appear and disappear. Thus, a lower gate bias voltage can maintain oscillations, permitting a larger oscillation swing. As shown in Fig. 12 , in steady state, the gate bias voltage in the proposed class-C VCO is considerably lower than that in the conventional class-C VCO. Therefore, the amplitude feedback scheme enables a class-C VCO with enhanced oscillation swing.
When the switching pairs work in class-C condition, the oscillation amplitude is set only by the current carried by the tail transistor. Ideally speaking, the feedback mechanism during steady state generates a low that squeezes the tail transistor from the saturation region into the triode region. This controls the oscillation amplitude in an indirect way. If the tail current source can deliver the required current, the oscillation amplitude will be maximized.
E. Offset Voltage Considerations
Even though can be arbitrarily small, robust start-up can still be ensured by the amplitude feedback scheme since at start-up is dominated by the power supply. However, an excessively small would generate an unstable amplitude waveform. As shown in Fig. 13 , this simulation exhibits a low-frequency quasi-sinusoidal amplitude modulation. Such an amplitude modulation is known as squegging and it has been reported in many oscillator topologies [5] , [15] [16] [17] .
To prevent squegging, it is necessary to determine that how to appropriately select . Basically, is inserted as an offset voltage to ensure proper operation of the cross-coupled transistor pairs in steady state. By appropriately selecting , the settled can drive the VCO to deep biased class-C operation with enhanced oscillation amplitude. However, with improper selection of , the settled can drive the VCO to relaxation operation (squegging) or class-B operation, which is discussed later.
To reduce the complexity of analysis, we make the following assumptions. First, we assume that the amplitude monitor extracts the envelope and that the variation of its output voltage is sufficiently slow to remain approximately valid for this calculation. Second, a very large tail capacitor C2 will obviously affect the amplitude stability of the proposed feedback class-C VCO [5] . However, if C2 is not so large, its effect on amplitude stability can be ignored. In addition, delays from the amplitude detector and op-amps are ignored here for the purpose of estimation.
Under these assumptions, the output voltage of the amplitude monitorin steady state can be approximated by (4) where is the attenuation factor; its value is close to 1.
Using the square-law characteristics of the MOS device and (1) we obtain (5) where (where is the electron mobility, is the gate oxide capacitance per unit area, and and are respectively the transistor width and length).
The conduction angle can be expressed in terms of and as
The large-signal transconductance can then be approximately expressed by [18] (7)
Eq. (7) reveals that is a function of and through the conduction angle . Consequently, the oscillator can be described by the following frequency-domain characteristics equation [11] , [19] , , where is the total equivalent capacitance of the LC tank, is the narrowband equivalent loss, is the large-signal negative transconductance. When the oscillator produces stable amplitudes, , which implies . Different from conventional instability determination criterion [11] , [20] , in this section a simple analytical method is introduced to analyze the oscillation instability in this feedback class-C VCO.
Detailed analysis starts from the start-up of the oscillator. Initially, the proposed feedback class-C VCO can start to oscillate, since the initial is sufficiently high, irrespective of how low is. The current from the LC tank will have increasingly large peaks as oscillations build up. After a short period during which the oscillations are building up to a steady-state level, the amplitude feedback loop shifts greatly to realize class-C operation. With a very small , moves to the point where the tail transistor is pushed into the deep triode region. Here, the tail transistor functions as a resistor, while still generating the bias current. However, the tail bias current is significantly reduced compared to that in the saturation region and moderate triode region. In this case is too low to sustain oscillations. Consequently, the oscillations start to decrease. The reduced amplitude increases due to the amplitude feedback mechanism, leading to an increase in . When has built up sufficiently, the current is increased and is sufficiently large to sustain the oscillations, causing the oscillations to grow again. Provided the cross-coupled transistors have a sufficiently high transconductance, the oscillation amplitude will be determined by the tail current. The oscillations will climb again, pushing to the point where becomes small. The oscillations will then start to die out and the whole cycle repeats. With time, relaxation oscillation (squegging) is observed at the output, as shown in Fig. 13 . To prevent squegging during oscillation build-up, must be large enough that it provides sufficient at the equilibrium point to maintain oscillations in the steady-state. Using (7), at the equilibrium point can be approximated by , where is the minimum bias current that provides a sufficiently high l to maintain oscillations in the steady-state. Neglecting the higher-order term, the conduction angle at the equilibrium point can be expressed by (8) Interestingly, (8) is an expression for the conduction angle at the minimum oscillation amplitude without squegging, where is a minimum. Therefore, using (6), a lower boundary for is derived as (9) On the other hand, if an overly large is used, the steadystate bias is greater than all the time, so that this circuit will be operated as a class-AB oscillator with tail capacitor. Thus, not only does the benefit of class-C operation disappear, but also the phase noise deteriorates further, even compared with the ideal differential-pair LC-tank oscillator [5] .
To improve the oscillation swing, it is necessary to ensure that the crossed-coupled pairs are in the active region with a low at the steady state. Jointly solving (1) and (4), an upper boundary for is obtained as (10) where is the maximum bias current that permits the transistors to operate in the active region. Fig. 14 shows a plot of the simulated oscillation amplitude against . Relaxation oscillation (squegging) is observed when . This phenomenon is caused by the tail current generator entering the deep triode region, providing limited available current. Along with increasing , the tail transistor gradually moves out of the deep triode region. Thus, a larger current is available to increase the oscillation amplitude, which helps reduce the phase noise. This trend continues to be effective until the cross-coupled pairs enter the deep triode region, in which the impulse-like shape of the MOS current is lost and the effective tank noise is increased [5] . Thus, the phase noise decreases even if the oscillation amplitude increases after that boundary, as shown in Fig. 15 . Consequently, the simulated can be tuned from 0.08 to 0.27 V for class-C operation.
F. Stability of Amplitude Feedback Loop
First, we assume that the VCO output has the form or , where is the waveform of the envelope with a steady-state amplitude of . Since the term can be rewritten as , in the frequency domain, we have [20] , [21] (11)
For small-signal analysis, the dependence of and can be assumed to be negatively linearly dependent [11] , [20] : (12) where is the gate bias voltage in the s-domain and is a linear factor.
The amplitude detector output is assumed to be delayed, linear, and attenuated relative to the oscillator amplitude . We then have (13) where is the delay of the amplitude detector and is the attenuation factor.
The bandwidth of the RC network for gate bias is several hundred MHz in actual implementations, which affects the amplitude loop instability little. By assuming that the tail capacitor C2 is not very large, the effect of C2 on the amplitude stability can also be ignored. As a result, the gate bias voltage in the amplitude feedback loop can be written as: (14) where is the delay of the op-amps and is the offset voltage.
Solving (11)- (14) yields (15) The stability of the amplitude feedback loop is then guaranteed for (16) We give an example to demonstrate how to use inequality (16) to design the amplitude feedback loop. From (11) and (12), we obtain (17) From (17), the oscillator output is defined as the integral of the gate bias voltage with a constant value of . This constant can be estimated by injecting a sinusoidal signal in series with the gate bias voltage and then obtaining the modulated amplitude at the oscillator output node. If is taken to be 0.15 V, this oscillator will be operated at 4.84 GHz and an additional sinusoidal signal with a peak-to-peak amplitude of 1 mV and a frequency of 1 MHz is adopted. As a result of this additional signal source, the output oscillation amplitude is modulated and the modulated amplitude is observed as 45 V. The ratio between two signals is V . Thus, according to (17) , is calculated to be . Assuming that the attenuation factor and the steady-state amplitude , the linear factor is calculated to be and (16) can be simplified as . As a result, the amplitude detector delay can be selected to be 1 ns. On the other hand, inequality (16) shows that there is no restriction on the op-amp delay . However, considering that OA1 and OA2 require a bandwidth of several tens MHz, the delay can be selected as 20 ns, which is a reasonable value. Although this analysis is based on approximations and assumptions that give approximate expressions and results, they are still meaningful and useful for analyzing and designing an amplitude feedback loop.
G. Impact on Phase Noise
Since the amplitude feedback loop directly controls the gate bias voltage of the cross-coupled transistors, noise originating from the amplitude feedback loop blocks will cause random fluctuations in the gate bias voltage. Moreover, the amplitude detector directly connects to the LC resonant tank, reducing the quality factor of the tank.
A phase noise contribution simulation is performed to examine the phase noise contributed by the amplitude feedback loop blocks. The simulation results indicate that the amplitude feedback loop blocks account for 1.3% of the phase noise at an offset of 1 MHz, resulting in undesirable degradation of the phase noise.
III. MEASUREMENT RESULTS
The prototype feedback class-C VCO is implemented in a standard 180-nm CMOS process. Fig. 16(a) shows a micrograph of the feedback class-C VCO. The core chip area is m m. To assist the evaluation of the proposed feedback class-C VCO, a conventional class-C VCO with identical parameters and layout is also processed from a feedback class-C VCO. This is performed by cutting off the output of OA2 in the feedback class-C VCO using the focused ion beam technique and externally biasing the cross-coupled pair with a constant voltage. Fig. 16(b) shows a micrograph of the referenced conventional class-C VCO. The VCO oscillation frequency and the output power are measured by an Agilent E4407B ESA-E spectrum analyzer, while the phase noise is evaluated by an Agilent E5052B SSA signal source analyzer.
As illustrated in Fig. 17 , the proposed VCO achieves a phase noise of 125 dBc/Hz at an offset of 1 MHz from a 4.84-GHz carrier frequency with a total power consumption of 3.4 mW (including the two op-amps) from a 1.2-V power supply. Fig. 18 plots the measured output spectrum of the feedback class-C VCO. The measured frequency tuning range varies from 4.74 to 4.85 GHz, resulting in a frequency tuning range of 2.3%. Fig. 19 shows the measured phase noise at an offset of 1 MHz across the frequency tuning range. On the other hand, the referenced class-C VCO achieves a phase noise of 122 dBc/Hz at an offset of 1 MHz from a 4.84-GHz carrier frequency with a power dissipation of 3.5 mW, while keeping the gate bias voltage at 0.65 V. If the gate bias voltage , the reference class-C VCO fails to oscillate due to violation of the start-up requirement. All the above-mentioned measurements were performed at room temperature.
To validate the effectiveness of the feedback class-C VCO, Fig. 20 compares the measured phase noise for temperature variations in the range for the referenced class-C VCO at various and the proposed feedback class-C VCO. A few valuable observations can be made from Fig. 20 . First, the phase noise of the conventional class-C VCO decreases significantly at a different gate bias voltage and it fails to oscillate above a certain temperature. This can be explained as follows: as the temperature increases, the quality factor of the LC tank starts to decrease, and the small-signal trans-conductance of the tail transistor also starts to decrease. Both changes lead to a violation of the start-up requirement and hence the VCO fails to oscillate. Second, comparison with the original class-C VCO reveals that the proposed feedback class-C VCO displays robust start-up over the entire temperature range of 20 to 100 . This demonstrates that the proposed class-C VCO with an amplitude feedback loop successfully solves the start-up problem. Thirdly, the steady-state gate bias voltage is set by the control loop at different temperature. Therefore, the second benefit of the proposed circuit is that the steady-state can reach lower value with respect to the conventional class-C VCO, leading an improvement in phase noise characteristic. Finally, it can be seen that a gate bias voltage as high as 0.9 V is necessary to meet the start-up constraint when the temperature goes up to 80 . In this case, it is important to point out that would push the switching pairs in the referenced VCO to work in class-B over the whole oscillation period, while the switching pairs in the proposed feedback class-C VCO retain the class-C operation. The high relaxes the limitation on the drain voltage of tail transistor, leading to a larger bias current with respect to that in the proposed feedback class-C VCO. Thus, the switching pairs in the referenced VCO enter the deep triode region and the impulse-like shape of the MOS current is lost as mentioned in [5] , which leads to a considerable deterioration of phase noise as shown in Fig. 20 . Fig. 21 shows a plot of the measured phase noise as a function of the offset voltage for temperatures of 20 , 20 , and 100 . At an offset of 1 MHz and an oscillation frequency of 4.84 GHz, the sensitivity of the phase noise characteristics to varies with increasing . At a lower , the phase noise starts to fall, reaching a point where the optimal phase noise is obtained. After this point, the phase noise starts to increase, which demonstrates that the optimal phase noise performance is closely related to proper selection of . The measured phase noise characteristics are in agreement with simulations, as illustrated in Fig. 15 . On the other hand, the offset voltage for the optimal phase noise also varies at different temperatures, as depicted in Fig. 21 . This can be explained as follows. As the temperature increases, the bias current starts to decrease due to gradual degradation of the tail transistor transconductance. A larger offset voltage is required to increase the steady-state gate bias voltage . Thus, the drain voltage of tail transistor also increases, enhancing the tail bias current.
It is worthwhile to note that class-C VCO with amplitude feedback loop cannot track the operating point in correspondence of the minimum phase noise, since this point depends on PVT variations as shown in Fig. 21 . However, the proposed circuit provides useful insight to alleviate the trade-off between robust start-up and improved phase noise. Furthermore, if the is properly selected and the tail transistor is properly sized, the phase noise of the proposed circuit can stay close to the minimum value without the start-up constraint. Table I compares the results for CMOS LC VCOs of previous studies [1] [2] [3] , [5] [6] [7] [8] [9] [10] , [22] [23] [24] and that of this study. A widely used FOM that permits a fair comparison of other oscillators that have different frequencies and power dissipations is adopted [25] : (18) where is the phase noise performance at the oscillation carrier, is the offset frequency from the oscillation carrier, is the center frequency, and is the power consumption of the VCO core. The VCO performance is considered to improve with a more negative FOM. As shown in Table I , the FOM of the proposed feedback class-C VCO is as good as the best previously published result, while demonstrating robust start-up for PVT variations.
IV. CONCLUSION
This paper proposes a feedback class-C VCO that is robust against PVT variations and has enhanced oscillation swing. The start-up conditions, enhanced amplitude, and amplitude stability are analyzed in depth to develop a design methodology. With careful design, the proposed feedback class-C VCO is suitable for PVT-robust PLLs in wireline and wireless systems.
